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CHIPIX65 demonstrator summary /1
Goals :
− development of an innovative CHIP for a PIXel detector at extreme rates and radiation HL-LHC
conditions using a CMOS 65 nm technology for the first time in HEP community
− an efficient propagation across INFN of CMOS 65 nm technology (Bari, Lecce, Milano, Padova,
Pavia, Perugia, Pisa and Torino groups)
− close synergy with the CERN RD53 international collaboration
Designed to be compliant with the expected requirements of HL-LHC pixel detectors :
− 40 MHz bunch crossing frequency
− 50 µm × 50 µm pixel size, large chips ∼ 2 cm × 2 cm
− up to 200 event pile-up, 3 GHz/cm2 hit rate, 75 kHz/pixel particle rate
− 1 MHz trigger rate, 12.5 µs trigger latency
− low power consumption < 0.55 W/cm2, 10 µW/pixel
− hit efficiency > 99% at 3 GHz/cm2
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CHIPIX65 demonstrator summary /2
The purpose of the CHIPIX65 demonstrator has been to satisfy these requirements as a first, intermediate
step, towards the RD53-A prototype [see E. Conti presentation]
64×64 pixel matrix, embedding two different Analog Front End (AFE) designs working in parallel
− synchronous architecture
− asynchronous architecture
design and implementation of a novel 4×4 region-based Centralized Buffering Architecture (CBA)
for latency buffering and trigger matching
FIFO-based readout architecture running at 40 MHz, SPI-based chip configuration at 13.33 MHz
− support for triggerless, triggered and scan-chain operations
− nominal 320 Mb/s serial-ouput
integration of available silicon-proven IP-blocks designed for RD53
− bandgap voltage reference
− SLVS transmitters/receivers and high-speed SER [see G. Magazzu` poster]
− 10-bit biasing DAC
− 12-bit monitoring ADC
usage of the modified CERN rad-hard I/O library
independent development from FE65-P2 demonstrator [see T. Heim presentation]
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Prototype layout
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1. 32×64 pixels with synchronous FE architecture
2. 32×64 pixels with asynchronous FE architecture
3. replicated bias cells with current mirrors
4. 10-bit biasing DACs
5. bandgap voltage reference
6. 12-bit monitoring ADC
7. readout/configuration digital block and
high-speed serializer at the chip periphery
8. SLVS transmitters/receivers and I/O cells
3.5 mm × 5.1 mm MPW
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Synchronous front-end architecture
Torino INFN design group [JINST 11(2016), C03013]
− telescopic-cascode CSA with Krummenacher feedback for linear Time-over-Threshold (ToT)
charge encoding
− synchronous hit discriminator with track-and-latch voltage comparator
− threshold trimming by means of autozeroing using capacitors
− 40 MHz 4-bit ToT or 5-bit fast ToT counting with latch turned into a local oscillator (100-900 MHz)
− efficient self-calibrations can be performed according to online machine operations
− successfully tested (also after irradiation) using dedicated mini@sic small-prototypes
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Asynchronous front-end architecture
Bergamo/Pavia INFN design group [JINST 11(2016), C02049]
− folded-cascode CSA with Krummenacher feedback
− fast current comparator
− threshold trimming by means of 4-bit local DAC
− effective 80 MHz 5-bit dual-edge ToT counting at 40 MHz
− successfully tested (also after irradiation) using dedicated mini@sic small-prototypes
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Test results
Test setup
− chips received back from the foundry at the end of September, 2016
− tests performed in Bari, Bergamo and Torino INFN labs
− fully-digital ASIC/FPGA interface based on FMC
− prototype wire-bonded on a custom test board
− a few test points to monitor global bias voltages/currents
− custom Ethernet/UDP firmware supporting both Kintex-7 and Artix-7 Xilinx FPGA boards
− NI/LabView data acquisition interface supporting all chip operations
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Irradiation tests
− several irradiation campaigns performed with X-rays
at Padova INFN and CERN PH/ESE facilities
− electronics always biased at nominal operating
conditions
− continuous monitoring of proper chip configuration
and operations, charge scans performed at different
steps
− non-uniform irradiation at room temperature
up to 230 Mrad TID
− uniform and cold irradiation up to 600 Mrad TID
− uniform irradiation at room temperature up to
630 Mrad TID
− chips fully-functional up to 630 Mrad TID and one-week
annealing
− all presented results confirm negligible degradation
of analog front-ends performance after irradiation,
digital readout and configuration OK
pacher@to.infn.it TWEPP 2017 7 / 25
Charge-injection calibration
and monitoring results
Calibration DAC
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− per-pixel generation of the analog test pulse starting from two well defined DC levels
− charge-injection triggered in selected pixels by a digital switching signal distributed to all pixels
− precise 8 fF per-pixel injection capacitance using MOM cap
− one global 10-bit calibration DAC common to both synchronous and asynchronous pixels
− good agreement between measured linearity and CAD simulated data
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Monitoring ADC /1
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− calibration voltage fed to monitoring ADC, converted data read back through SPI
− embedded self-calibration algorithm to minimize gain and offset errors
− digital trimming using dedicated configuration registers is also supported
− linear ADC characteristic, good agreement between measurements and CAD simulated data
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Monitoring ADC /2
− DNL/INL performance metrics extracted
with automated code-density tests
− measured -0.1 LSB < DNL < 0.1 LSB as from
CAD simulations (self-calibration operating mode)
− -5 LSB < INL < 4 LSB, slight larger than
simulated values (self-calibration operating mode)
− additional measurements with digital trimming
ongoing in Bari
ADC code
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Synchronous FE results
Charge scan
calibration voltage [DAC counts]
50 60 70 80 90 100
hi
t e
ffi
ci
en
cy
0
0.2
0.4
0.6
0.8
1
injected charge [ke]
1 1.5 2 2.5 3
calibration voltage [DAC counts]
50 60 70 80 90 100
hi
t e
ffi
ci
en
cy
0
0.2
0.4
0.6
0.8
1
injected charge [ke]
1 1.5 2 2.5 3
− all pixels tested and fully working
− autozeroing performed each 200 µs
− effective noise and threshold values determined by means of S-curves
− measurements performed with charge scans and fixed threshold
− hit efficiency recorded for 100 charge-injection pulses
− measured points fitted using an error function (sigmoid)
− noise and threshold values extracted from means and variances distributions
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Threshold measurements with autozeroing
− effective threshold measured for different values of fixed global threshold
− autozeroing works, residual offset value of about 100 e− RMS in good agreement
with CAD simulations (≈ 70 e− RMS latch dynamic offset)
− linear increase as expected
− threshold-to-charge characteristic from fit
− ≈ 250 e− minimum threshold
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Noise measurements
− ENC measured for different values of fixed global threshold
− constant behavior with threshold values as expected
− ENC ≈ 90 e− in good agreement with CAD simulations
− low-noise performance assured despite continuous latch and region-logic digital switching activity
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Fast Time-over-Threshold (ToT) counting
calibration voltage [DAC counts]
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− very good linearity for the 5-bit fast ToT
− 320 MHz frequency reached for a 5 ke−
− slope dispersion of about 10% due to
mismatches in the analog part, as from
CAD simulations
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Test-pulse phase scan
test-pulse delay [ns]
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− average threshold value measured as a function of the relative delay between the charge-injection
pulse and the clock strobing the latch (nominal BX clock from FPGA reduced from 40 MHz to 20 MHz)
− simplified analytical model assumed for CSA output waveform:
Vout(t) =
Qin
CF
[
1− e−(t−t0)/τ
]
− IF
CF
(t− t0) = p0
[
1− e−(t−p1)/p2
]
− p3
CF
(t− p1)
− preamplifier analog output partially reconstructed from fit, good agreement between fit parameters
and electrical settings
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Post-irradiation results /1
− 3 µs calibration cycles required for efficient autozeroing after 230 Mrad, still compliant
with online LHC machine operations
− threshold linearity verified, no significant threshold variations observed after irradiation
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Post-irradiation results /2
− ENC constant behavior still present after 230 Mrad TID (room temperature irradiation)
− no significant degradation of low-noise performance observed, ENC ≈ 100 e−
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Post-irradiation results /3
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− ≈ 15% degradation of latch oscillation-frequency
(recoverable through current starving in the delay-line)
− negligible degradation of threshold performance
after 600 Mrad TID (cold irradiation)
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Asynchronous FE results
Untrimmed threshold dispersion and noise
− test setup delivered to Bergamo/Pavia INFN group, requiring some firmware modifications
to target Xilinx Artix-7 evaluation board
− all pixels tested and fully working
− ≈ 400 e− RMS untrimmed threshold dispersion and ENC ≈ 85 e− noise before irradiation
− good agreement with CAD simulations
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Threshold linearity
− effective threshold measured for different values of fixed global threshold
− linear increase as expected
− threshold-to-charge characteristic from fit
− ≈ 500 e− minimum threshold
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Threshold trimming
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− per-pixel DAC codes extracted from untrimmed S-curves using a set of ROOT macros and then
loaded into the chip
− electrical functionality OK, threshold compensation works for all pixels
− ≈ 45 e− RMS residual threshold dispersion before irradiation, in good agreement with CAD
simulations
− ≈ 150 e− after 1-week annealing (630 Mrad TID) and ≈ 125 e− after 4-weeks annealing,
global threshold-current DAC dynamic range kept as before irradiation
− reduced to ≈ 85 e− by re-optimizing global DACs settings
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Preliminary results
with 3D sensors
Bump-bonding with FBK 3D sensors
  
A big thanks to :                                                                              
G. Dalla Betta and M. Meschini  for the 3D sensors                     
C. Kenney, J. Segal and J. Hasi at SLAC for the bump-bonding
− bump-bonding performed at SLAC with FBK 3D pixel sensors (2016 wafers)
− sample prototypes coupled to both 50 µm × 50 µm and 25 µm × 100 µm-1E
− chips received back from SLAC three weeks ago, preliminary tests just started in Torino
− first 50- and 25- µm 3D sensors coupled to a complete readout chip in 65 nm CMOS, never before !
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Noise measurements
sensor reverse bias [V]
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− bump-bonding and proper sensor electrical connectivity with the chip verified
− average noise value extracted from all-pixels S-curves as a function of the sensor reverse bias
− lower noise measured for 25 µm × 100 µm-1E sensors as expected (slight lower capacitance
in -1E geometry)
− very promising and comparable results for both front-end architectures !
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First tests with laser and sources
  
137Cs source with all pixels enabled  
137Cs source with selected pixels masked 
− additional preliminary tests performed using laser (1060 nm) and sources (137Cs, 241Am and 90Sr)
− proper readout/masking of all exposed pixels verified
− major efforts now in developing missing oﬄine-software components for data analysis
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Conclusions
CHIPIX65 demonstrator submitted in July 2016, chips received back from the foundry at the
end of September
− 64×64 pixel matrix, 50 µm × 50 µm pixel size
− first 50- and 25-µm 3D sensors bump-bonded to a complete readout chip in 65 nm CMOS !
full-system integration with digital-on-top design methodology
− two different analog front-end designs working in parallel
− novel region-based centralized buffering architecture
− silicon proven IP-blocks developed for RD53 (DAC, ADC, BGR, SER, SLVS TX/RX)
highly encouraging results from all pre- and post-irradiation tests
− fully working electronics during/after irradiation, good agreement with all CAD simulations
− low-noise and low-threshold performance achieved for both designs despite digital activity
− fully-working chip after 630 Mrad TID with negligible degradation of analog key parameters
selected CHIPIX demonstrator components have been included into RD53-A prototype
− global-bias components (DAC, BGR)
− improved versions of synchronous and asynchronous front-ends
− improved version of region digital architecture coupled to synchronous front-end
prototype just re-submitted as part of the shared RD53/MPA/SSA engineering run with
further improvements in analog front-ends
next steps
− completion of DAQ software, extensive measurements with 3D sensors, test beam
− bump-bonding with planar sensors (Hamamatsu)
− characterization of CHIPIX65 components now embedded into the RD53-A prototype
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Thank you
for your attention
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